


INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁵ : H01L 21/302, 21/463	A1	(11) International Publication Number: WO 94/24696	
		(43) International Publication Date: 27 October 1994 (27.10.94)	
(21) International Application Number: PCT/US94/03827		(81) Designated States: AT, AU, BB, BG, BR, BY, CA, CH, CN, CZ, DE, DK, ES, FI, GB, HU, JP, KP, KR, KZ, LK, LU, LV, MG, MN, MW, NL, NO, NZ, PL, PT, RO, RU, SD, SE, SK, UA, UZ, VN, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).	
(22) International Filing Date: 7 April 1994 (07.04.94)			
(30) Priority Data: 045,860 12 April 1993 (12.04.93) US			
(71) Applicant: MIDWEST RESEARCH INSTITUTE [US/US]; 425 Volker Boulevard, Kansas City, MO 64110 (US).		Published <i>With international search report.</i>	
(72) Inventors: TUTTLE, John, R.; 601 West 11th Avenue #509, Denver, CO 80204 (US). CONTRERAS, Miguel, A.; 43568 West 25th Place, Golden, CO 80401 (US). NOUFI, Rommel; 237 Lamb Lane, Golden, CO 80401 (US). ALBIN, David, S.; 1200 Vine Street, #407, Denver, CO 80206-2945 (US).			
(74) Agent: O'CONNOR, Edna, M.; National Renewable Energy Laboratory, 1617 Cole Boulevard, Golden, CO 80401 (US).			

(54) Title: ENHANCED QUALITY THIN FILM $\text{Cu}(\text{In,Ga})\text{Se}_2$ FOR SEMICONDUCTOR DEVICE APPLICATIONS BY VAPOR-PHASE RECRYSTALLIZATION



(57) Abstract

Enhanced quality thin films of $\text{Cu}_w(\text{In,Ga})_y\text{Se}_z$ for semiconductor device applications are fabricated by initially forming a Cu-rich, phase-separated compound mixture comprising $\text{Cu}(\text{In,Ga})_x\text{Se}$ on a substrate (12) to form a large-grain precursor (20) and then converting the excess Cu_xSe (18) to $\text{Cu}(\text{In,Ga})\text{Se}_2$ by exposing it to an activity of In (22) and/or Ga, either in vapor In and/or Ga form or in solid $(\text{In,Ga})_y\text{Se}_z$. Alternatively, the conversion can be made by sequential deposition of In and/or Ga and Se onto the phase-separated precursor (20). The conversion process is preferably performed in the temperature range of about 300–600°C, where the $\text{Cu}(\text{In,Ga})\text{Se}_2$ (16) remains solid, while the excess Cu_xSe (18) is in a liquid flux. The characteristic of the resulting $\text{Cu}_w(\text{In,Ga})_y\text{Se}_z$ can be controlled by the temperature. Higher temperatures, such as 500–600°C, results in a nearly stoichiometric $\text{Cu}(\text{In,Ga})\text{Se}_2$, whereas lower temperatures, such as 300–400°C, results in a more Cu-poor compound, such as the $\text{Cu}_2(\text{In,Ga})_4\text{Se}_7$ phase.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	GB	United Kingdom	MR	Mauritania
AU	Australia	GE	Georgia	MW	Malawi
BB	Barbados	GN	Guinea	NE	Niger
BE	Belgium	GR	Greece	NL	Netherlands
BF	Burkina Faso	HU	Hungary	NO	Norway
BG	Bulgaria	IE	Ireland	NZ	New Zealand
BJ	Benin	IT	Italy	PL	Poland
BR	Brazil	JP	Japan	PT	Portugal
BY	Belarus	KE	Kenya	RO	Romania
CA	Canada	KG	Kyrgyzstan	RU	Russian Federation
CF	Central African Republic	KP	Democratic People's Republic of Korea	SD	Sudan
CG	Congo	KR	Republic of Korea	SE	Sweden
CH	Switzerland	KZ	Kazakhstan	SI	Slovenia
CI	Côte d'Ivoire	LI	Liechtenstein	SK	Slovakia
CM	Cameroon	LK	Sri Lanka	SN	Senegal
CN	China	LU	Luxembourg	TD	Chad
CS	Czechoslovakia	LV	Latvia	TG	Togo
CZ	Czech Republic	MC	Monaco	TJ	Tajikistan
DE	Germany	MD	Republic of Moldova	TT	Trinidad and Tobago
DK	Denmark	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	US	United States of America
FI	Finland	MN	Mongolia	UZ	Uzbekistan
FR	France			VN	Viet Nam
GA	Gabon				

-1-

Description

Enhanced Quality Thin Film Cu(In,Ga)Se₂ for Semiconductor

Device Applications by Vapor-Phase Recrystallization

5 The United States Government has rights in this invention under Contract No. DE-AC02-83CH10093 between the U.S. Department of Energy and the National Renewable Energy Laboratory, a Division of Midwest Research Institute.

Technical Field

10 The present invention is related generally to preparation of thin film compounds and more particularly to preparing thin film compounds of Cu(In,Ga)Se₂ in semiconductor devices.

Background Art

15 Thin films of copper-indium-diselenide (CuInSe₂), copper-gallium-diselenide (CuGaSe₂), and copper-indium-gallium-diselenide (CuIn_{1-x}Ga_xSe₂), all of which are sometimes generically referred to as Cu(In,Ga)Se₂, have become the subject of considerable interest and study for semiconductor devices in recent years. They are of particular interest for photovoltaic device or solar cell absorber applications because of solar energy to electrical energy conversion efficiencies that have been shown to exceed fifteen percent (15%) in active areas and to approach fourteen percent (14%) in total areas, which is quite high for current state-of-the-art solar cell technologies. It is generally believed by persons skilled

20

25

-2-

in this art that the best electronic device properties, thus the best conversion efficiencies, are obtained when the mole percent of copper is about equal to the mole percent of the indium, the gallium, or the combination of the indium and gallium in the Cu(In,Ga)Se_2 compound or alloy. The selenium content will not generally be important to the electronic properties of the semiconductor if the growth conditions supply sufficient selenium so that it comprises about fifty atomic percent (50 at. %) of the Cu(In,Ga)Se_2 compound to form the desired crystal lattice structures. Sulfur can also be, and sometimes is, substituted for the selenium, so the compound is sometimes referred to even more generically as Cu(In,Ga)(S,Se)_2 to comprise all of those possible combinations.

While growth of single crystal CuInSe_2 has been studied, such as in the U.S. patent No. 4,652,332, issued to *T. Ciczek*, the use of polycrystalline thin films is really more practical. Sputter depositing a ternary single phase CuInSe_2 layer, including the ability to determine the properties of the thin film, such as multilayer structures, by varying the sputter process parameters, is described by the U.S. patent No. 4,818,357, issued to *Case et al.* However, the two fabrication methods of choice are: (1) Physical vapor deposition of the constituent elements, exemplified by the process disclosed in the U.S. patent no. 5,141,564, issued to *Chen et al.*, is generally used as a research tool; and (2) The selenization of Cu/In metal precursors by either H_2Se gas or Se vapor. The selenization technology generally exemplified by the processes described in the U.S. patent no. 4,798,660, issued to *Ermer et al.*, the U.S. patent no. 4,915,745, issued to *Pollock et al.*, and the U.S. patent no. 5,045,409, issued to *Eberspacher et al.*, is currently favored for manufacturing processes. However, thin films produced by

-3-

the selenization processes usually suffer from macroscopic spacial nonuniformities that degrade performance and yield, and reproducible consistent quality from run to run is difficult to obtain and unpredictable.

Disclosure of Invention

Accordingly, it is a general object of this invention to provide a process that produces a better quality Cu(In,Ga)Se_2 thin film more consistently and more predictably than previously known processes.

It is also an object of this invention to provide a method of producing high quality Cu(In,Ga)Se_2 homojunctions.

Another object of the present invention is to provide a process that is capable of fabricating films of Cu(In,Ga)Se_2 that are smooth and do not require additional processing for photovoltaic characteristics that have applications in solar and non-solar cell functions.

Still another object of this invention is to provide a process for producing high quality Cu(In,Ga)Se_2 thin films that does not require precise control of the ratio of Cu/(In,Ga) , thus can be scaled up easily to production of large areas and to commercial quantities.

Additional object, advantages, and novel features of the present invention shall be set forth in part in the description that follows, and in part will become apparent to those skilled in the art upon examination of the following or may be learned by the practice of the invention or may be realized and attained by means of the instrumentalities and in combinations particularly pointed out in the appended claims.

-4-

To achieve the foregoing and other objects and in accordance with the purpose of the present invention, as embodied and broadly described herein, the method of this invention may comprise the steps of forming a Cu-rich, phase-separated, compound mixture comprising $\text{Cu}(\text{In}, \text{Ga})\text{Se}_2:\text{Cu}_x\text{Se}$ on a substrate, and
5 converting Cu_xSe in the mixture to $\text{Cu}_w(\text{In}, \text{Ga})_y\text{Se}_z$ by exposing the Cu_xSe to (In, Ga) and Se. This conversion should be done at elevated temperatures, preferably in the range of 300-600°C.

Brief Description of Drawings

10 The accompanying drawings, which are incorporated in and form a part of the specifications, illustrate the preferred embodiments of the present invention, and together with the description serve to explain the principles of the invention.

15 Figure 1 is a cross-sectional view of a beginning stage of ternary two phase polycrystalline growth of $\text{CuInSe}_2:\text{Cu}_x\text{Se}$ on a conducting substrate in a first step of a preferred embodiment process according to the present invention;

Figure 2 is a cross-sectional illustration of an intermediate polycrystalline growth stage of the first step of the preferred embodiment process of this invention;

20 Figure 3 is a cross-sectional illustration of the final stage of the first step of the preferred embodiment process of this invention;

Figure 4 is a cross-sectional illustration of the beginning of the second step of the preferred embodiment process of this invention;

25 Figure 5 is a cross-sectional illustration of another optional resulting polycrystalline structure produced according to the present invention that is suitable for heterojunction applications;

Figure 6 is a cross-sectional illustration of one optional resulting polycrystalline structure produced according the present invention that is suitable for homojunction applications;

Figure 7 is a $\text{Cu}_2\text{Se-In}_2\text{Se}_3$ pseudobinary phase diagram that is useful in describing and understanding the processes of the present invention;

Detailed Description of the Preferred Embodiments

The processes of the present invention comprise essentially two steps for fabricating high-quality thin film Cu(In,Ga)Se_2 - based semiconductor devices that have photovoltaic effects and are especially adaptable for solar cell applications. For purposes of simplicity, the description of the processes and claims of this invention will focus primarily on CuInSe_2 - based structures. However, it should be understood that Ga or various combinations of $\text{In}_{1-x}\text{Ga}_x$ may be substituted for the In component described in these processes and that such substitutions are considered to be equivalents for purposes of this invention. Also, as mentioned above, where several elements can be combined with or substituted for each other, such as In and Ga, in the component to which this invention is related, it is not uncommon in this art to include those combineable or interchangeable elements in a set of parentheses, such as (In,Ga). The descriptions in this specification sometimes utilizes this convenience. Finally, also for convenience, the elements are discussed with their commonly accepted chemical symbols, including copper (Cu), indium (In), germanium (Ga), selenium (Se), hydrogen (H), and molybdenum (Mo), and the like.

The first step of this invention is to deposit or grow a high conductivity, very Cu-rich, ternary, phase-separated mixture of monocrystalline or large-grain $[\text{CuInSe}_2]_\delta:[\text{Cu}_x\text{Se}]_{1-\delta}$ ($0 \leq \delta \leq 1$, $1 \leq x \leq 2$), followed by an annealing and recrystallization of the Cu_xSe phase. The second step includes keeping the temperature high enough to maintain a liquid rich Cu_xSe environment and depositing In-rich material, such as In and Se sequential or co-deposition or the binary In_ySe , in a Se gas overpressure environment to form the desired CuIn_xSe_y compound, as will be described in more detail below.

Referring now to Figure 1, the first step of a preferred embodiment process according to this invention may start by beginning the deposition of the Cu-rich thin film of $\text{CuInSe}_2:\text{Cu}_x\text{Se}$ on a substrate 12. The substrate 12 may be, for example, soda-lime silica glass or amorphous 7059 glass. The deposition can be on the bare glass substrate 12, but it may be preferred to include a smooth metallic surface 14, such as a 2000Å layer of molybdenum (Mo).

As illustrated in the phase diagram of Figure 7, when the Cu, In, and Se components are in the Cu-rich range, i.e., where the mole % of In and Se is in the range between 0-50%, and at temperatures under about 790°C, the CuInSe_2 and Cu_xSe phases are separated. Therefore, as Cu, In, and Se are deposited on the Mo-coated substrate 12 in Figure 1 in a very Cu-rich mixture, preferably comprising about 40-50 at. % Cu, at a substrate temperature greater than 500°C (preferably about 500-550°C), the CuInSe_2 crystalline structures 16 grow separate from the Cu_xSe crystalline structures 18, i.e., they are phase-separated. Also, the melting point of the Cu_xSe is slightly lower than the melting point of CuInSe_2 . Therefore, it is preferable to maintain the substrate in the above-described


-7-

temperature range, where the CuInSe_2 is a solid, and the Cu_xSe is substantially in a liquid flux. Then, as the deposition process continues, as illustrated in Figure 2, the CuInSe_2 phase crystals 16 tend to grow together on the Mo layer 14, displacing the more liquid Cu_xSe phase 18 outwardly. The end result of the deposition stage of the first step illustrated in Figure 3, is a large-grain CuInSe_2 phase 16 adhered to the Mo coating 14 with an overlayer of the Cu_xSe material 18 on its outer surface. If the CuInSe_2 and Cu_xSe compounds are deposited sequentially or at lower temperatures, this structure is then preferably annealed in a Se atmosphere, such as Se or H_2Se vapor, at a temperature of about 500-550°C. In this annealing stage, any solid Cu_xSe 18 is converted to liquid Cu_xSe , and a growth/recrystallization is believed to occur in a liquid flux environment of the Cu_xSe binary phase. This growth/recrystallization process encourages monocrystalline (112), large-grain growth (2-10 μm), which is a superior morphology for device quality electronic properties. The resulting structure of Figure 3 is referred to as the large-grain precursor 20, which forms the structural platform for a thin film electronic device fabricated according to the second step of this invention described below.

In the second step of a preferred embodiment of this invention, the excess Cu_xSe 18 in the large-grain precursor structure 20 is converted to a CuIn_ySe_z material by exposure to an activity of In and Se at elevated temperatures for a period of time, as illustrated in Figure 4. The In and Se exposure can be in the form of In vapor 22 and Se vapor 24, as illustrated in Figure 4, or it can be In_ySe solid, such as the In_2Se_3 illustrated in Figure 7, with no Cu content. With the substrate 12 and large-grain precursor structure 20 maintained in the range of

about 300-600°C, the Cu_xSe overlayer 18 absorbs and combines with the In 22 to form the desired CuIn_ySe_z material. Alternatively, this conversion of Cu_xSe to a CuIn_ySe_z material can be accomplished by sequential deposition of In and Se on the precursor structure 20. The characteristic of the CuIn_ySe_z material can be controlled by the temperature maintained during this second step of the process, as described below.

A high temperature treatment option of the second step of the process, such as in the range of about 500-600°C, is illustrated in Figure 4, and the resulting nearly homogenous film structure 40 is shown in Figure 5. Essentially, at temperatures in the range of about 500-600°C, preferably at about 550°C, the Cu_xSe overlayer 18 forms a liquid flux, while the CuInSe_2 underlayer 16 remains substantially solid. The In vapor 22 condenses to liquid phase 26 at the surface of the Cu_xSe overlayer 18. The liquid In 26 and Se gas 24 contacts the overlayer 18, where it combines at the surface with the excess Cu_xSe to form additional CuInSe_2 , as shown at 28. This new CuInSe_2 remains in solution while it diffuses, as shown at 30, through the Cu_xSe overlayer 18 to the liquid-solid interface 32, where it nucleates and "epitaxial" builds on the original CuInSe_2 crystalline structures 16, as shown at 34. The nucleation can be described as:



where (l) indicates liquid and (g) indicates gas. While it is not known for certain, it is believed that the lesser density of the CuInSe_2 in the Cu_xSe assists in transferring the CuInSe_2 to the liquid-solid interface 38. In any event, this process results in a substantially continuous morphology homogenous film growth of the CuInSe_2 crystalline structures 16. When the liquid phase Cu_xSe in the overlayer

18 is substantially consumed, the resulting film structure 40 may be near stoichiometric with planar surfaces, as shown in Figure 5. This recrystallization process is self-limiting in that, if the Se to In ratio is lowered, the process rejects In in the form of In_ySe when the surface converts from Cu-rich to Cu-poor. It may be slightly Cu-rich or slightly Cu-poor, depending on the extend of Cu_xSe recrystallization in this second step. However, the self-limiting nature of the reaction makes it unnecessary to regulate the In precisely, thus, the process is conducive to commercial processing. The nature of the surface 42 of structure 40 is known to be CU-poor with a composition equivalent to the CuIn_3Se_5 phase and is nearly planar and smooth. Proper engineering of this surface can lead to a layer of CuIn_3Se_5 of sufficient thickness to produce a shallow homojunction, which in turn may not require the thin CdS buffer layer to make an operational solar cell. This film structure 40, which is essentially p-type CuInSe_2 , can be used on one side of a heterojunction device, as will be obvious to persons having ordinary skill in this art, by overlaying it with a different material, such as a CdS and ZnO window layer (not shown).

A lower temperature treatment option in the second step of the process of this invention, such as in the range of about 300-400°C, can produce a homojunction thin-film device 50, as shown in Figure 6, that does not require a different material overlay, such as a CdS and ZnO window layer, to have photovoltaic characteristics. In this optional lower temperature range treatment, the conversion of excess Cu_xSe to a form of CuIn_ySe_z is inhibited from approaching the stoichiometric ratio by the limited mobility of Cu at the lower temperatures, thus resulting in an overlayer 52 of very Cu-poor morphology, such

as $\text{Cu}_2\text{In}_4\text{Se}_7$ in the Υ' range or CuIn_3Se_5 in the Υ'' range of the phase diagram in Figure 7. Such Cu-poor structures in the overlayer 52 are n-type materials, in contrast to the p-type Cu-rich CuInSe_2 crystalline structures 16 underlying the n-type layer 52. Therefore, the interface between the underlayer 16 and overlayer 52 forms a homojunction, and the film structure 50 can function as a photovoltaic device.

There are numerous practical options and variations for fabricating thin film devices according to this invention. Substitution of Ga or a combination of In and Ga for the In described above, as well as the option of using Se vapor, H_2Se vapor, or In_ySe_z solids have already been mentioned. In addition, there are many options for deposition. For example, the deposition can be accomplished by sputtering of the two compounds CuInSe_2 and Cu_xSe in the first step either concurrently or sequentially, followed by or concurrently with Se treatment, or by co-evaporation of the constituent elements in an overpressure of Se, or by any combination of methods that will produce a phase-separated mixture of these compounds.

In other variations, the initial deposition does not have to include both of the compounds Cu(In,Ga)Se_2 and Cu_xSe for the large-grain precursor mixture. It can start instead with an initial deposition of a binary $\text{Cu}_{2.5}\text{Se}$ precursor as an extreme case of the $\text{Cu(In,Ga)Se}_2\text{:Cu}_{2.5}\text{Se}$ large-grain precursor mixture, in which case the In and/or Ga would have to be added in a manner and at a temperature in which phase-separated $\text{Cu(In,Ga)Se}_2\text{:Cu}_x\text{Se}$ would be produced on the substrate, such as by the addition of a small amount of In_2Se_3 . Of course, the initial deposition of $\text{Cu}_{2.5}\text{Se}$ should be at a lower temperature to get the desired large-

-11-

grain formation. The formation of the precursor can be dissected further by the conversion of an elemental mixture of Cu, (In,Ga), and Se to the compound mixture by exposure to Se vapor at elevated temperatures, or by the conversion of Cu and (In,Ga) to Cu(In,Ga)Se_2 by exposure to H_2Se . At the other extreme, an initial deposition of In_2Se_3 could be made in conjunction with a larger amount of Cu_2Se . The goal, regardless of which combination or sequence of materials deposition is used, is to achieve the Cu-rich, phase separated growth of the $\text{Cu(In,Ga)Se}_2\text{:Cu}_x\text{Se}$ mixture in the first step of the process, so that the second step can proceed according to that portion of this invention. Also, additional Cu as well as, or instead of, the additional In can be incorporated in the second step.

Examples

Absorbers according to this invention were fabricated by a combination of physical vapor deposition and $\text{H}_2\text{Se/Se}$ vapor selenization on 5-cm x 5-cm (2-in x 2-in) Mo-coated soda-lime silica (SLS) and bare 7059 glass at substrate temperatures in excess of 550°C . At times, an intentional one-dimensional compositional gradient was introduced across the 5-cm substrate to facilitate the study of novel device structures and the relationship between device parameters and film composition. Absorbers included CuInSe_2 , $\text{CuIn}_{1-x}\text{Ga}_x\text{Se}_2$ ($0.0 \leq x \leq 0.25$), and $\text{CuGaSe}_2/\text{CuInSe}_2$ layered structures. Surface and bulk material characterization were accomplished by Auger electron spectroscopy (AES), X-ray and ultraviolet photoemission spectroscopy (XPS, UPS), X-ray and transmission-electron diffraction (XRD, TED), photoluminescence (PL), and analytical scanning electron microscopy (ASEM). Device characterization was accomplished by dark

and light I-V and spectral response at temperatures down to 50K, capacitance-voltage, and deep-level transient spectroscopy (DLTS).

We were successful in producing device quality CuInSe₂ based thin films on bare glass and Mo-coated SLS with columnar structures and a lateral grain size of 2.0-10.0 μm . XRD studies suggest monocrystalline behavior on bare substrates, and (112) high preferred orientation on Mo-coated substrates. XRD and TED confirmed the presence of a CuPt-type ordering of Cu and In planes within the bulk of the film. We attribute the creation of this phase to the high substrate temperatures and liquid-phase assisted growth processes present.

In film structures with an overall Cu-rich composition, the Cu₂Se binary phase was identified at the surface by XPS and within the bulk by EDS of thinned samples prepared in cross section for TED. In film structures with an overall Cu-poor composition, the CuIn₂Se_{3.5} Υ' ordered-vacancy compound (OVC) phase was observed in the bulk by XRD and TED, while the CuIn₃Se₅ Υ'' OVC is exclusively observed at the surface. Electrical characterization of the Υ' and Υ'' phases [3] indicated enhanced transport properties and n-type behavior. Electrical activity within the grain and at grain-boundaries in these films were not discernibly different.

Process-dependent device structures included both sharp heterojunctions and deep homojunctions, with an observed space-charge width of up to 2.5 μm . Heterojunction cells were completed with either a thick CdS window layer deposited by physical vapor deposition, or with a chemical-bath deposition (CBD) CdS (700Å)/ZnO (0.5 μm) layered window. Photovoltaic (PV) devices with conversion efficiencies in excess of 12% and most recently over 13.7% have been

demonstrated. Films that were fabricated with an intentional compositional gradient exhibited an open-circuit voltage (V_{oc}) vs. composition dependence, while the short-circuit current (J_{sc}) remained constant over a wide compositional range. A very promising structure involved the growth of $CuInGaSe_2$ on $CuGaSe_2$. Open circuit voltages ranging from 550 to 630 mV and J_{sc} 's ranging from 37 to 30 mA/cm² have been observed, respectively. This result suggests that total area device efficiencies greater than 15% are possible. The voltage parameter was significant in light of the analysis (AES depth profiling and spectral response), which measured a surface and content less than that usually required to obtain the device parameters quoted. It is suggested that a back-surface field from the $CuGaSe_2$ was contributing to the voltage enhancement of the $CuInSe_2$ absorber. We anticipate significant improvements in the near future as the processes are optimized.

We have been successful in producing enhanced-grain device-quality $Cu(In,Ga)Se_2$ by a simple two-stage process. The first stage of the process involved the growth of an enhanced-grain $CuInSe_2$ aggregate mixture. At high substrate temperatures, the growth of the $CuInSe_2$ occurred in a liquid rich environment, which accounted for the increase in average grain size of the film mixture. When the vapor flux became In-rich, the $CuInSe_2$ formed at the surface remained in solution while it diffused to the liquid-solid interface, where it condensed, nucleated and "epitaxial" built on the original $CuInSe_2$ surface. When the liquid phase was consumed, the process was terminated in some samples and in others by In diffusion into the bulk or by the growth of very Cu-poor phases near the surface. The latter step determined the homo- or hetero junction nature of

-14-

the device. This generalized procedure may be applied to scalable manufacturing processes, like sputtering and selenization, in a very reproducible manner.

The foregoing description is considered as illustrative only of the principles of the invention. Further, since numerous modifications and changes will readily occur to those skilled in the art, it is not desired to limit the invention to the exact construction and process shown as described above. Accordingly, all suitable modifications and equivalents may be resorted to falling within the scope of the invention as defined by the claims which follow.

Claims

1. A process for fabricating thin film semiconductor devices, comprising the steps of:

5 forming a Cu-rich, phase separated, compound mixture comprising
Cu(In,Ga)Se₂:Cu_xSe on a substrate; and
 converting Cu_xSe in the mixture to Cu_w(In,Ga)_ySe_z by exposing said
Cu_xSe to (In,Ga) and Se.

10 2. The process of claim 1, including the step of forming said mixture in a
temperature range of about 500-600°C.

 3. The process of claim 1, including the step of converting said Cu_xSe to
Cu_w(In,Ga)_ySe_z in a temperature range of about 500-600°C.

15 4. The process of claim 3, including the step of converting said Cu_xSe to
Cu(In,Ga)Se₂.

 5. The process of claim 1, including the step of converting said Cu_xSe to
20 Cu_w(In,Ga)_ySe_z in a temperature range of about 300-400°C.

 6. The process of claim 5, including the step of converting said Cu_xSe to
Cu₂(In,Ga)₄Se₇.

-16-

7. The process of claim 5, including the step of converting said Cu_xSe to $\text{Cu}(\text{In},\text{Ga})_3\text{Se}_3$.

8. The process of claim 1, Wherein $1 \leq x \leq 2$.

9. The process of claim 1, wherein the ratio of $\text{Cu}(\text{In},\text{Ga})_2:\text{Cu}_x\text{Se}$ is about 1:2.

10. The process of claim 1, wherein Cu comprises about 40-50 atomic percent of said mixture.

11. The process of claim 1, including the step of exposing said Cu_xSe to In_ySe_z .

12. The process of claim 11, including the step of exposing said Cu_xSe to In_2Se_3 .

13. The process of claim 1, including the step of exposing said Cu_xSe to In vapor and Se vapor.

14. The process of claim 1, including the step of forming said mixture by depositing said $\text{Cu}(\text{In},\text{Ga})\text{Se}_2$ and said Cu_xSe on said substrate.

15. The process of claim 14, including the step of forming said mixture by depositing $\text{Cu}(\text{In},\text{Ga})\text{Se}_2$ and Cu_xSe on said substrate simultaneously.

-17-

16. The process of claim 14, including the step of forming said mixture by depositing Cu(In,Ga)Se_2 and Cu_xSe sequentially.

17. The process of claim 1, including the step of forming said mixture by depositing Cu_xSe and In_ySe_z .

18. The process of claim 17, including the step of depositing said Cu_xSe and said In_ySe_z sequentially.

19. The process of claim 17, including the step of depositing said Cu_xSe and said In_ySe_z simultaneously.

20. The process of claim 7, where said Cu_xSe is further defined by $1 \leq x \leq 2$, and where said In_ySe_z is further defined by $y=2$ and $z=3$.

21. The process of claim 17, including the step of depositing said Cu_xSe by first depositing Cu and then exposing said Cu to Se.

22. The process of claim 14, including the step of depositing said Cu(In,Ga)Se_2 by depositing an elemental mixture of Cu and (In,Ga) and exposing said mixture to Se.

23. The process of claim 14, including the step of depositing said mixture by sputtering.

-18-




24. The process of claim 14, including the step of depositing said mixture by physical co-evaporation.

25. The process of claim 1, wherein said substrate comprises glass.

5



26. The process of claim 25, wherein said substrate comprises a Mo coating on said glass.

1/3





CHDSTITITE SHEFT (RULE 26)

2/3

FIG. 4FIG. 5

- 3 / 3 -

FIG 6FIG. 7

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US94/03827

A. CLASSIFICATION OF SUBJECT MATTER

IPC(5) : H01L 21/302, 21/463

US CL : 437/225

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 437/225, 5, 2; 136/260, 265

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

Please See Extra Sheet.

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US, A, 4,915,745 (Pollock et al.) 10 April, 1990.	

☐ Further documents are listed in the continuation of Box C. ☐ See patent family annex.

* Special categories of cited documents:	*T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
A document defining the general state of the art which is not considered to be of particular relevance	*X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
E earlier document published on or after the international filing date	*Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
L document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	*Z* document member of the same patent family
O document referring to an oral disclosure, use, exhibition or other means	
P document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search

13 June 1994

Date of mailing of the international search report

JUL 11 1994

Name and mailing address of the ISA/US
Commissioner of Patents and Trademarks
Box PCT
Washington, D.C. 20541

Facsimile No. (703) 05-3230

Authorized officer

TOAN NGUYEN

Telephone No. (703) 308-2550